Quantum confinement induced performance enhancement in sub-5-nm lithographic Si nanowire transistors.
نویسندگان
چکیده
We demonstrate lithographically fabricated Si nanowire field effect transistors (FETs) with long Si nanowires of tiny cross sectional size (∼3-5 nm) exhibiting high performance without employing complementarily doped junctions or high channel doping. These nanowire FETs show high peak hole mobility (as high as over 1200 cm(2)/(V s)), current density, and drive current as well as low drain leakage current and high on/off ratio. Comparison of nanowire FETs with nanobelt FETs shows enhanced performance is a result of significant quantum confinement in these 3-5 nm wires. This study suggests simple (no additional doping) FETs using tiny top-down nanowires can deliver high performance for potential impact on both CMOS scaling and emerging applications such as biosensing.
منابع مشابه
Room-temperature quantum confinement effects in transport properties of ultrathin Si nanowire field-effect transistors.
Quantum confinement of carriers has a substantial impact on nanoscale device operations. We present electrical transport analysis for lithographically fabricated sub-5 nm thick Si nanowire field-effect transistors and show that confinement-induced quantum oscillations prevail at 300 K. Our results discern the basis of recent observations of performance enhancement in ultrathin Si nanowire field...
متن کاملGate-All-Around Silicon Nanowire MOSFETs: Top-down Fabrication and Transport Enhancement Techniques
Scaling MOSFETs beyond 15 nm gate lengths is extremely challenging using a planar device architecture due to the stringent criteria required for the transistor switching. The top-down fabricated, gate-all-around architecture with a Si nanowire channel is a promising candidate for future technology generations. The gate-all-around geometry enhances the electrostatic control and hence gate length...
متن کاملSub-100 nanometer channel length Ge/Si nanowire transistors with potential for 2 THz switching speed.
Ge/Si core/shell nanowires (NWs) are attractive and flexible building blocks for nanoelectronics ranging from field-effect transistors (FETs) to low-temperature quantum devices. Here we report the first studies of the size-dependent performance limits of Ge/Si NWFETs in the sub-100 nm channel length regime. Metallic nanoscale electrical contacts were made and used to define sub-100 nm Ge/Si cha...
متن کاملSub-100 nm Si nanowire and nano-sheet array formation by MacEtch using a non-lithographic InAs nanowire mask.
We report a non-lithographical method for the fabrication of ultra-thin silicon (Si) nanowire (NW) and nano-sheet arrays through metal-assisted-chemical-etching (MacEtch) with gold (Au). The mask used for metal patterning is a vertical InAs NW array grown on a Si substrate via catalyst-free, strain-induced, one-dimensional heteroepitaxy. Depending on the Au evaporation angle, the shape and size...
متن کاملFull-band atomistic study of source-to-drain tunneling in Si nanowire transistors
Source-to-drain tunneling is investigated for Si triple-gate nanowire transistors. The full-band quantum transport problem is solved in an atomistic basis using the nearestneighbor sp3d5s∗ tight-binding method. It is self-consistently coupled to the threedimensional calculation of the electrostatic potential in the device using the finite element method. This procedure is applied to the computa...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- Nano letters
دوره 11 4 شماره
صفحات -
تاریخ انتشار 2011